Modeling boron dose loss in sidewall spacer stacks of complementary metal oxide semiconductor transistors

نویسندگان

  • Z. Essa
  • B. Pelletier
  • P. Morin
  • C. Tavernier
  • C. Zechner
  • M. Juhel
  • J. L. Autran
چکیده

The presence of capping materials during annealing (activation for example) can substantially impact the silicon junction profiles of Complementary Metal Oxide Semiconductor Field Effect Transistors (CMOSFET), depending on the nature of these layers. In this paper we specifically investigated the boron out-diffusion from a silicon junction into the silicon oxide in presence of a silicon oxide/silicon nitride capping bi-layer similar to the stacks used to form sidewall spacers. After 120 s anneal we observed with secondary ion mass spectrometry (SIMS) substantial boron dose loss in silicon and segregation at the silicon oxide interface related to oxide and nitride material properties, in particular to the hydrogen concentration. We then modeled the boron profiles in both silicon and oxide as a function of the hydrogen static and dynamic in the materials. The exponential-like boron diffusion profiles observed in oxide are reproduced by introducing a long hop mechanism mediated with hydrogen-related defects (HRDs). 2016 Elsevier Ltd. All rights reserved.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Effect of nitride sidewall spacer process on boron dose loss in ultrashallow junction formation

A nitride spacer with an underlying deposited tetraethoxysilane oxide, that behaves as a convenient etch stop layer, is a popular choice for sidewall spacer in modern complementary metal–oxide– semiconductor process flows. In this work we have investigated the effect of the silicon nitride spacer process on the boron profile in silicon and the related dose loss of B from the Si into the silicon...

متن کامل

Tungsten silicide and tungsten polycide anisotropic dry etch process for highly controlled dimensions and profiles

Highly anisotropic dry etching of tungsten silicide and tungsten polycides is required for the realization of submicron low resistance gates and interconnects for use in high performance complementary metal–oxide–semiconductor ~CMOS! and BiCMOS technologies. The current etch chemistries are not anisotropic, i.e., lateral etching of the tungsten silicide takes place which results in undesirable ...

متن کامل

Investigation of Electrical and Optical Characteristics of Nanohybride Composite (Polyvinyl Alcohol / Nickel Oxide)

Some issues; leakage, tunneling currents, boron diffusion are threatening SiO2 to be used as a good gate dielectric for the future of the CMOS (complementary metal- oxide- semiconductor) transistors. For finding an alternative and novel gate dielectric, the NiO (Nickel oxide) and PVA (polyvinyl alcohol) nano powders were synthesized with the sol-gel method and their nano structural p...

متن کامل

Reaction/annealing pathways for forming ultrathin silicon nitride films for composite oxide–nitride gate dielectrics with nitrided crystalline silicon–dielectric interfaces for application in advanced complementary metal–oxide–semiconductor devices

Aggressive scaling of complementary metal–oxide–semiconductor ~CMOS! devices requires gate dielectrics with an oxide equivalent thickness, tox,eq;1 nm or less by the product introduction year 2012. Direct tunneling presents a significant performance limitation in field-effect transistors ~FETs! with homogeneous oxide gate dielectrics ,1.7 nm. Boron diffusion from p poly-Si gate electrodes in p-...

متن کامل

Demonstration of hetero-gate-dielectric tunneling field-effect transistors (HG TFETs)

The steady scaling-down of semiconductor device for improving performance has been the most important issue among researchers. Recently, as low-power consumption becomes one of the most important requirements, there have been many researches about novel devices for low-power consumption. Though scaling supply voltage is the most effective way for low-power consumption, performance degradation i...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2016